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Technical Abstract
This invention relate s to devices for reducing cu rrant
' surges occiurring. when induction motors are first started, and
( particularly to such devices for employment with three-phase
motors where they are most often used.
Structurally, the invention is embodied in the form of an
adda,tinn, to a three-phase type motor power factor controller which-(( is the 'suUjedt ,of a pending patent application entitled "Three-
f , Phase Power Factor Controller", bearing Serial No. 	 199,765,
x t: filed October 23	 1980.	 As will be noted, the application on{ the present invention is in the form of .a continuation-in-part
i.' of this _.prior application.
I Basically, the present invention adds to the three-phase
I system of the pending application means for modifying the opera-
tion of the system for a motor start-up interval of 5 to 30
h seconds.	 The modification is that of providing via ramp genera-	 }
for 174 an initial ramp- Like signal which 'replaces a ttonstant
power factor signal, supplied by potentiometer `T0. 	 TY^o ramp-Like
signal is applied to terminal 40 where it is stimmod with an ope- 	 i
{	 F rating power. factor signal from phase detectors 32 	 4	 and 36- 1
to thereby obtain a control signal for ultimately oontrotli.ng
SCR de=ices 12,	 14,	 and 16 to effect a gradual turn-on ,r,f iwo t-r
10.	 The ss_gnificant difference of the present inventi rz n :RVi$r
prior art is that the SCR devices are turned on at andvar, 11 11g'
rate with time responsive to the combination signal described
rather than simply a function of a ramp-like signal al.ont':.	 The 	 "
- added signal;, the operating power factor signal, enables t.-be
production of a control signal which effectively eliminates a
t prior problem with many motor starting circuits, which is that
! of accompanying motor instabilities.
t°	 It is believed also significant that by adding to, the ,,appli-
cant's prior power factor ,control system a coordinate starting
control `that 'there is provided in one system an essentially c:om
plete motor control which provides both improved efficiencies
during runnin g Operation and enables the elimination of current
• surges during start-up without attendant problems of rough star't^-i, ing
; I INVENTOR:	 Frank J. Nolaa
EMPLOYER:	 NASA-MSFC MvNtSV^
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MOTOR POWER FACTOR CONTROLLER WITH A REDUCED VOLTAGE STARTER
,
'	 Origin of the Invention
The invention described herein was made by an employee
of the United States Government and may be manufactured and
.	 5 used by or for the government of the United States of Amer-
ica for governmental purposes without the payment of any
r	 royalties thereon or therefor.
Technical Field
This invention relates generally to power input con-
10 trols for induction ,motors, and particularly to a power
factor type motor controller incorporating a reduced vol't'-
age starting capability.
This application is a continuation-in-part of applica-
tion Serial No. 109,765, filed October 23, 1980, entitled
15 "Threo-Phase Power Factor Controller".
Background Art
4e
In the applicant's Patent No. 	 4,052,048,	 entitled
"'Power Factor Control System for A.C.	 Induction Motors",
there is disclosed a power redaction system for induction
20 motors in which the operating power factor of a motor is
monitored, and the effective voltage input to the motor is
'r controlled as a function of the difference between a com-
manded power factor signal and the operating power factor.
In the parent application, the applicant disclosed a power
25 factor type control system pari;icularly adapted for three-
t
phase induction motors.
In addition to minimizing motor power consumption dur-
ing normal running --onditions, which was the goal of refer-
enced patent application, a second area of concern is that
30 of current surges which occur when a motor is first turned
r on.	 These surges can amount to five to eight times normal
operating current and are both wasteful of electrical power
and can contribute to excessive load surcharges being borne
by electrical users.	 Thile discrete starting circuits have
35 been employed which ideally gradually apple a starting dolt-
age, it has been found that in some instances, these cir--
'cults fail to provide a smooth start-up, and not infre-
quently there may occur significant motor vibrations during
at least a portion of the start-up interval.
5	 It is the object of this invention to provide a single
control system which both regulates power usage during nor-
mal running of a motor and provides for a graduated turn-on
of motor voltage without the attendant problem of motor vi-
bration,
	 It is a particular object of the invention to pro-
10	 vide a system of this category for a three-phase motor where
graduated voltage starting circuits are most frequently used.
Disclosure of the Invention
In accordance with this invention, signal means are
provided which initially block the application of the normal
15 or "run" power factor command signal., and by means of a ramp
signal generator, there is provided an. increasing, with
time, voltage in place of that command signal. This in-
crease in voltage is of an amplitude and rate which will
kr
effect a graduated turn-on of the thyristor or thyristors
20 of the motor circuit, effecting a full turn-on in a selected
period of typically 5 to 30 seconds. A comparator examines
the ramp voltage, and when the ramp voltage has risen suf-
ficiently to effect a full turn-on of the thyristors and
full motor operating speed, the-comparator provides a sig-
25 nal which unblocks the normal power factor command signal,
enabling the turn-on of a thyristor or thyristors to there-
after be determined by motor loading in a conventional
manner for a power factor type controller.
Brief Description of the Drawings
30,	 Fig. 1 is an electrical schematic diagram of an em-
bodiment of the invention.
Fig. 2 is an electrical schematic diagram of the phase
detectors employed in the embodiment of the invention shown
in Fig. 1.
35	 Fig. 3 consists of a. series of waveforms illustrative
of the operation-of the phase detector shown in Fig. 2,
Fig 4 consists of a series of waveforms illustrating
the generation of triggering pulses in accordance with the
circuitry shown in Fig. 1,
5 Detailed Description of the Drawings
Fig. I illustrates a three-phase power factor control
system employing the invention. Three-phase motor 10 is
powered through SCR (silicon control rectifier) devices 12,
14, and 16 from a three-phase power line, typically provid-
10 ing 220 or 440 volts, 60 cycle, A.C. from terminals A, B,
and C. One phase of such a signal is illustrated by volt-
age wave a of Fig, 3. As the SCR devices provide for con-
duction only in one direction, a diode 18 is connected
across each SCR and poled for opposite direction conduction.
15 Current is samples by current sampling transformers 26, 28,
and 30, shunted by resistors 20, 22 and 24, each of these
resistors being connected in series with an input to motor
10, Transformers 26, 28, and 30 are individually connected
across one of these resistors (via a primary winding, as
20 shown), and with one secondary terminal grounded, the other
secondary terminal provides a discretely phased current
signal output (as shown in waveform c of Fig, 3). Terminal
X is associated with phase A. terminal Z is associated with
phase C, and terminal Y is associated with phase B. A
25 power factor signal, a signal inversely proportional to the
current--voltage phase differential of each of the three-
phase inputs, is obtained, separately, by phase detectors
32 2 34, and 36. Phase detector 32 receives a current re-
sponsive signal sample from terminal Z, representative of
30 the C phase current, and a voltage signal from transformer
38, representative of the A--C phase voltage, and provides
a first phase detected output on terminal 40. Phase de-
tector 34 receives a sample from terminal Y, representa-
tive 
of 
the B phase current, and a C-B voltage sample from
35 transformer 42 and provides a second phase detected output
on terminal 40. Phase detector 36 receives a phase A
current signal sample from terminal X, and a B-A phase
-4-
voltage sample from transformer 44 and provides a third
phase detection signal on terminal 40. The three signals,
designated P:L Y Pj , and P., respectively, from the three-
phase detectors are shown in waveforms f and g of Fig. 3.
5 The phase detectors are identical, and an embodiment
of each is shown in Fig, 2. It includes two conventional
squaring circuits. One is voltage square wave shaper 50,
which provides through resistor 52 a rectangular wave
(waveform b of Fig. 3) responsive to the input voltage
10 (waveform a of Fig. 3). The second one is current square
wave shaper 56, -,.ihich provides through resistor 54 a rec-
tangular wave (waveform d of Fig. 3), representative of the
negative hall cycle of input current (waveform a of Fig. 3).
This output of phase detection is also noted by the ± signs
15 at the input terminals of the phase detectors (as shown in
Fig. 1). The outputs of the two wave shaping circi<its are
combined through resistors 52 and 54. Diode 60 passes only
the positive portion of each output to terminal 40, which
is common with the outputs of phase detectors 32, 34, and
20 36 (as shown in Fig, 1). Waveform e illustrates the com-
bination, process showing the waveform, of a single phase de-
tector as it would appear without diode 60, which diode
eliminates the negative portions of -the waveforms. Sig-
nificantly, in the detection process, each phase detector
25 produces a pulse (e.g,, P 1 from detector 32, P2 from de-
tector 34, and P„ from detector 36) which is, in effect,
turned "on" by the leading or rising edge of waveform b
and turned "off" by the trailing edge of waveform d. Thus,
the width of pulse P, (it has a constant amplitude) tends
30 to increase upon the occurrence of increased phase angle
between current and voltage (thus decreased power factor)
and decrease in width with decreased phase angle (and thus
increased power factor).
Assuming, as indicated, that pulse PI  represents the
35 output of phase detector 32, waveforms f and g illustrate
the relatively time presence of output pulses P2 and P3
from phase detectors 34 and 36, respectively. As the oat-
puts are brought together at terminal 40, waveform g of
-5-
Fig, 3 illustrates the combined signals at this point.
This composite of these becomes the basic feedback control
signal, and as will be noted, this is a signal of pulses
of a repetition rate of 180 Hz. This is in contrast;: to
5 previous circuit approaches wherein a single phase Bete;-ted
output (from one of the three phases) is employed, which
would, of course, have been either at a 60 Hz or 120 Hz
rate, depending upon whether a hall or full wave detection
was employed.
10	 The next step in accordance with this invention is tc
effect a signal conditioning of the control signal wherein
the direct current character of the signal must be compat-
ible with the thyristor trigger circuitry and still have a
frequency response up to on the order of 20 liz. The con
15 trol signal is applied to the inverting input of operational
amplifier 64 of signal condition or integrating circuit 66,
together with a power factor command signal supplied
through resistors 68 and 69 from potentiometer '70, Po-
tentiometer 70 is biased, ne, atively to provide a difference
6.20 or subtraction signal with respect to the positive signal
as developed at the outputs of the phase detectors. Signal,
conditioning is effected by an inverse feedback network
consisting of two circuits, one being ^apacitor 72 connected
between the output and inverting input of operational ampli-
25 fier 64, and the other consisting of a series combination
of capacitor 74 and resistor 76 connected between these two
points, The feedback network is basically} an integrative
or lag one. The combination of resistor 76 (approximately
15,000 ohms) and capacitor 74 (approximately 5 MFD) is
30 initially effective (at zero frequency) to commence provid-
ing a lag effect. At about 2 Hz, the lag state commences
to diminish as the value of resistor 76 commences to have
a dominant effoct over capacitor 74. Then, at about 20 Hz,
capacitor 72 (approximately 68 IAFD) commences to be ef-
35 fective to again impose a pronounced lag effect. The re-
sulting signal is a relatively smooth signal representing
the integral of the composite outputs of the phase detectors
less the command signal. The signal, as used, is repro-
-6-
seated by the sample uignal waveforms S1 and Sn as shown
in Fig. 4. It is importan'4 that while the signals have a.
relatively smooth and constant level, approximating the
average signal value present, the signal must be responsive
5 to signal changes incident to changes in mt-',;or loading,
typically calling for a signal response upward to approxi-
mately 20 Hz. This is achieved by the circuitry shown.
The circuitry thus far described was designed for the
development of a control signal '^-or a regulation of input
10 power to motor 10 once the motor was started. The present
invention is particularly directed to developing a signal
for controlling the application of power to raotor 10 during
the period from the instant when power is turned "on" for a
discrete selected interval of typically 5 to 30 seconds,
15 during which the motor will have increased to operating
speed. The purpose of this invention, as described above,
is to prevent 4)rupt surges in
	 urrent which are not
necessary for starting, the -Motor and to accomplish 4 1JL1i4Qf-
without accompanying instabilities. To accomplish this,
20 circuitr^"is added which prowl des a substitute command sig-
nal to that provided by potentiometer 70 during the start-
up interval.
In order to insure that the substitute signal will be
in place before any control signal is utilized, operational
2.5 amplifier 64, which processes control signals, is initially
disabled for approximately 100 milliseconds, As operation-
al control signals are applied to the inverting input of
operational amplifier 64, and are negative going to provide
turn-on signals for the thyristors, a counter or disabling
30 signal is applied to its non-inverting input, This is ac-
complished by applying a -15 volts to capacitor 76, which
is in series with resistor 78, in turn connected between
the non-inverting input of operational amplifier 64 and
ground. The time constant of this circuit is adjusted to
35 effect signal blocking for the period described.
As a means of preventing a possible turn-on signal
from getting to the thy.-istors until operational amplifier
64 is disabled, the output of trigger oscillator 102, whiob
-7-
triggers on the thyristors, is initially blocXed. This
Is accomplished by NPN transistor 150, which is connected
through output resistor 152 across the output of oscilla-
tor 102. Transistor 150 is initially turned "on", shorting
5 the output of oscillator 102 by a declining ramp signal ap-
pearing across resistor 154, which is in series with capa-
citor 156 and a +15 volts source. Typically, the time con-
stant provided by resistor 154 and capac , '.:nor 1 156 I s such
that transistor 150 would be essentially disc'hti-4-^,ed in ap-
10 proximately 10 milliseconds, after which the blocking ae-
tion would cease and transistor 150 would be turned "offil
enabling a normal output from oscillator 102,
In addition to the precautions described above to in-
sure that motor 10 will not turn "on" before the starting
15 circuitry is operative, mean q are provided to prevent the
application of a. normal "run" command signal from poten-
tiometer 70 during the entire starting interval. This is
accomplished. by connecting RNIP transistor- 15US , collector-
to-emitter across the output of potentiometer 70, between
6, -20 resistors 68 and 69. Transistor 156 is turned "on" upon
the application of power to the circuitry by a negative
voltage applied to its base through resistor 160 from the
output of operational amplifier 162, In this manner, the
output of potentiometer 70 is effectively shorted out.
25 The negative output state of operational amplifier 162 is
effected by applying 4 greater negative bias on its non-
inverting input than on its inverting input. The bias to
the non-inverting input is a. fixed bias, being a selected
fraction of -15 volts as provided by a voltage divider
30 comprising resistors 164 and 166 and connected across the
-25 volts as shown. Initially, the voltage applied to
the inverting input of operational amplifier 162 is zero,
the initial output of operational amplifier 182, and thus
the potential on the non-inverting input of operational
35 amplifier 162 prevails.
Potentiometer 168, through resistor 170, provides an
initial starting level negative signal to terminal 172
where it is added to a. Degative going, start-up, ramp F I
signal supplied from the output of starting ramp generator
'174 through resistor 176.
NPN transistor 178 is connected emitter^to,colleetor
between terminal 172 and ground and provides means of
5 blocking an interfering effect from a starting signal after
the starting sequence, Transistor 178 is controlled: by an
output through resistor 180 from operational amplifier 162'
and is initially held "off" during the starting sequence
by the negative output of operational amplifier 162.
10	 Starting ramp generator 174 is a conventional inte-
grator comprising operational, amplifier 182 and a capaci-
tor 184 connected from, its output to its inverting input.
A selected positive bias is obtained from potentiometer
186, connected between the +15 volts terminal and ground.
15 This bias is fed thrcligh input resistor 192 to the invert-
ing input of operational amplifier 182. The result is
that, upon the application of voltages to the circuit,
there will initially occur at the output of orcrationa?
amplifier 182 an essentially zero voltage which ramps down
20 negatively at a selected rate determined by this bias and
the time constant of capacitor 184 and input resistor 192
to achieve a desired rate of motor turn "on" signal, The
negative going signal at the output of operational ampli-
fier 182 is fed through resistor 176 to terminal 172 and
25 there added to a voltage from potentiometer 166, fed
through resistor 170. This :signal is then applied through
resistor 183 to terminal 40 and there summed with the
operating power factor (or current-voltage phase angle)
signal and applied to operational amplifier 64 to effect
30 an increasing (negatively) control, signal which gradually,
over a typical period of 5 to 30 seconds, results in ef-
fective motor voltage to be raised to full. voltage. The
actual operational control effected by the control signal.
on the thyristors is discussed below.
35	 The output of operational amplifier 182 is also ap-
plied, in this case, to the inverting input of operational
amplifier 162; and when the output rises to a level which
exceeds the level .applied to the nova-inverting input of
n
-9
operational amplifier 162, the output of the latter
switches from a negative state to a positive state. This
changed. state is fed as a Switching potential to transis-
tors 178 and 158 to turn transistor 178 "on" and transi,s-
5 for 158 "off". The result is that transistor 178 prevents
any further starting signal from appez"ing at terminal 172,
and transistor 158 unblocks the output of potentiometrz 70
to restore normal power factor control for "run" operation
of motor 10.
yy `
	 10	 It is significant that during the start-up cycle, al-
though the normal power factor command signal from poten-
tiometer 70 is disabled, the effective power, factor signal,
summed from phase detectors 32, 34, and 36, continues to
be an effective control input. This combination overcomes
15 the tendency of motor instabilities to occur, which is com-
mon with certain other types of motor start-up circuitry.
Actual thyristor triggering signals, whether during
the start of run modes, are developed by the comparison of
the control signa l.	 S and. S of F	 4 output of
	
(e.g-,	 1	 2	 g.	 )	 P
i 20 operational amplifier 64 and ramp shaped signals r. A
ramp signal for each phase is developed by one of conven-
tional ramp generators 84, 86, and 88, responsive to A,G,
C-B, and B-A phase voltages from transformers 38, 42, and
44, respectively. The ramp outputs r of these generators
25 are illustrated by sold line in waveforms a, b, and c
respectively, of Fig. 4, and are separately applied to
conventional comparators 90, 92, and 94, together with a
control signal from operationalamplifier 64. In opera-
tion, a comparator provides a pulse output when the level
'	 30 of the control signal, e.g., dashed line S, of Fig.. 4,
intersects the leading edge of a ramp signal. Thus, as
shown, for example, with a control signal S 1 applied to
the comparators, there is produced output pulses shown in
waveforms d, e, and f of Fig., 4. These pulses, which re-
35 sult in the triggering of the thyristors, as will be de-
scribed, 'occur once per cycle, and are thus representa-
tive of a half wave mode of operation. The relatively
narrow triggering pulses shown as waveforms d, e, and f
_10-
of Fig. A. produce relatively short turn-on times for SCR
devices 12, 14, and 16, and thus produce z relatively low
RMS input voltage to motor 10. This state of operation
will initially have been brought about by phase detectors
5 detecting a downward shift in power factor (by an upward
shift in current-voltage phase angle) occurring when motor
loading is shifted to a low state. The resulting output
signal of operational amplifier 64 will be such as to pro-
duce a motor RMS input voltage which brings about an
10 equilibrium between the commanded power factors determined
by the bias output of potentiometer 70 and integrated out-
put of the phase detectors.
The actual control of the current turn-on periods for
the thyristQrs is effected by gates 96, 98, and 100, which
15 pass high frequency signals responsive to the outputs of
comparators 90, 92, and 94. Gates 96, 98, and 100 are
electronic switches and function to effect gating of the
high frequency signal (e.g., IO.KHz) from high frequency
oscillator 102 through the primary windings of transfor-
20 mers 104'" 106, and 108 to the thyristors. Resistor 110
and diode 1.1.2 are connected in series across the primary
of each transformer in order to suppre8s inductive volt-
ages to a safe level consistent with semi-conductive cir-
cuitry employed. The secondaries of transformers 104,
25 106, and 108 are connected (as shown) in series with diode
114 between the gate and cathode of SCR devices 12, 14,
and 16. Turn-on periods for the thyristors follow, for 	 j
example, the period of the pulse outputs of the compara-
tors (as shown in waveforms d-i). The wavefrrms marked
30 by waveforms g-i, which are produced by control signal 52,
are illustrative of the turn-on periods for a moderately
to substantially loaded motor in contrast to pulses shown
in waveforms d-f, which are indicative of a slightly
loaded or a motor having no
35	 During start-up, there
triggering output as illust
shown it waveforms d-f, and
til they were of a complete
load.
would initially be provided a
rated by the narrow width pulses
these wou2d gradually widen un-
half cycle width as represented
_11-
by waveforms j-1 as the output of ramp generator 174 in-
`o4reases negatively as described. After the start-up
period, and assuming there is a lightly loaded or unloaded
motor, the system would adjust to a control as dictated by
5 potentiometer 70 to provide, again, minimum length pulses
as shown in waveforms d-f. Alteinvately, if the motor were
moderately loaded, the "after" pulse widths would be as
shown by waveforms g-i.
While there is illustrated herein the application of
10 the present invention to a three-phase system, the inven-
tion is eqiially appl-icable in the manner described to a
single-phase system. Y^uxther, while rig. I illustrates a
throo-phase system employing SCR devices as thyristors in
ri basicall^y half wave control system, it is to be appre-
15 ciated that the invention 4$ al so applicable to full wave
throo-phase systems employing either triacs or SCR devices
oonnoctod in anti-parallel.
In summary, it is to be noted that by means of the
present invention, the substantial benefits provided by a
20 power fa"'6tor type controller for a, running motor may be
extended to cover motor start-tip and thus to provide a
4F.
MOTOR POWER FACTOR CONTROLLER WITH A
REDUCED VOLTAGE STARTER
ABSTRACT
A power factor type motor controller in which the
5 conventional power factor constant voltage command
signal is replaced during a starting interval with a
araduated control voltage.	 The present invention adds
to the three-phase system of pending application serial
No.	 199,765 t filed October 23 0 1980, means for modifying
10 the operation of the system for a motor start-tip interval
of 5 to 30 seconds.	 The modification is that of providing
via ramp generator 174 an initial ramp-like signal which
replaces a constant power factor signal supplied by
potentiometer 70.	 The ramp-like signal is applied to
15 term^,nal 40 where it is summed with an operating power
factor signal from phase detectors 32, 34, and 36 to
thereby obtain a control signal for ultimately controlling
SCR devices 12, 14, and 16 to effect a gradual turn-on
of motor 10.	 The significant difference of the present
20 invention over prior art is that the SCR devices are turned
on at an advancing rate with time res ponsive to the
combination signal described rather than simply a function
of a ram---like signal alone. 	 The added signal, the
operatinq power factor signal, enables the production of
25 a control signal which effectively g liminates a prior
problem with many motor star ting circuits, which is that
of acoomoan ► ina motor instabilities.
30
